
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
26
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Timing Requirements
Symbol
Parameter
Conditions
DDR3-800/
1066/1333
DDR3-1600
Unit
Min
Max
Min
Max
fCLOCK
Input Clock Frequency
Application Frequency1
1
All specified timing parameters apply.
300
670
300
810
MHz
fTEST
Input Clock Frequency
Test Frequency2
2
Timing parameters specified for frequency band 2 apply.
70
300
70
300
MHz
tCH/tCL
Pulse Duration, CK, CK HIGH or
LOW
0.4
tCK3
3
Clock cycle time.
tACT
Inputs active time before RESET is
taken HIGH4
4
This parameter is not necessarily production tested (see figure below).
DCKE0/1 = LOW and DCS[n:0] =
HIGH
88
tMRD
Command word to command word
programming delay
Number of clock cycles between
two command programming
accesses
88
tINDIS
Input Buffers disable time after
DCKE[1:0] is LOW
DCKE[1:0] = LOW; RESET =
HIGH; CK/CK = Toggling;
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1
414
tQDIS
Output Buffers Hi-Z after QxCKEn is
driven LOW
DCKE[1:0] = LOW; RESET =
HIGH; CK/CK = Toggling;
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1.5
tCKOFF
Number of tCK required for both
DCKE0 and DCKE1 to remain LOW
before both CK/CK are driven low
DCKE[1:0] = LOW;
RESET = HIGH;
CK/CK = Toggling
55
tCK3
tCKEV
Input buffers (DCKE0 and DCKE1)
disable time after CK/CK = LOW
DCKE[1:0] = LOW;
RESET = HIGH;
CK/CK = LOW
22
tCK3
tFixedoutputs
Static Register Output after DCKE0 or
DCKE1 is HIGH at the input (exit from
Power Saving state)
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1
314
tSU
Setup Time5
5
Setup (tSU) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and first
crossing of VIH(AC) min. Setup (tSU) nominal slew rate for a falling signal is defined as the slew rate between the last crossing
of VREF(DC) and the first crossing of VIL(AC) max. If the actual signal is always earlier than the nominal slew rate line between
shaded ‘VREF(DC) to ac region’, use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate
line anywhere between shaded ‘VREF(DC) to ac region’, the slew rate of a tangent line to the actual signal from the ac level to
dc level is used for derating value .
Input valid before CK/CK
100
50
ps
tH
Hold Time6
Input to remain valid after CK/CK
175
125
ps